In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- 4 a plurality of Booth encoder cells;
 - a plurality of Booth decoder cells connected to at least one of said Booth encoder cells, said plurality of Booth decoder cells including at least one first Booth decoder cell and at least one second Booth decoder cell, said at least one first Booth decoder cell structurally the same as said at least one second Booth decoder cells; and
 - a plurality of Wallace tree cells connected to at least one of said Booth decoder cells, said plurality of Wallace tree cells including at least one first Wallace tree cell and at least one second Wallace tree cell, said at least one first Wallace tree cell structurally the same as said at least one second Wallace tree cell;

wherein said multiply-accumulate module includes a plurality of electrical paths which further include at least one critical path, said at least one critical path being an electrical path for which an amount of time that it takes for an electrical signal to travel from an input of said multiply-accumulate core to an output of said multiply-accumulate core is greater than or equal to a predetermined amount of time and less than a longest amount of time that it takes any other electrical signal to travel from said input of said multiply-accumulate core to said output of said multiply-accumulate core, wherein said predetermined amount of time is less than said longest amount of time;

said plurality of Booth decoder cells includes at least one first Booth decoder cell and at least one second Booth decoder cell, said at least one first Booth decoder cell structurally the same as said at least one second Booth decoder cells except that a width of at least one of a first plurality of transistors of said first Booth decoder cell is greater than a width of a corresponding one of a second plurality of transistors of said second Booth decoder cell;

said plurality of Wallace tree cells including at least one first Wallace tree cell and at least one second Wallace tree cell, said at least one first Wallace tree cell structurally the same as said at least one second Wallace tree cell except that a width of at least one of a first plurality of transistors of said first Wallace tree cell is greater than a width of a corresponding one a second plurality of transistors of said second Wallace tree cell;

wherein said at least one first Wallace tree cell $\frac{1}{2}$ and said at least one first Booth decoder cell are disposed on said at least one critical path; $\frac{1}{2}$ and

wherein said at least one second Wallace tree cell and said at least one second Booth decoder cell are <u>disposed on an electrical path not said at least one critical path and are not disposed on any of said at least one critical path</u>:

wherein said at least one first Wallace tree cell or said at least one first Booth decoder cell comprises a first plurality of transistors, and at least one second Wallace tree cell or at least one second Booth decoder cell comprises a second plurality of transistors; and

a width of at least one of said first plurality of transistors of said at least one first Wallace tree cell or said at least one first Booth decoder cell is greater than a width of a corresponding one of said second plurality of transistors of a corresponding one

- 59 of said at least one second Wallace tree cell and said at least one
- 60 second Booth decoder cell.
 - 2. (Canceled)
 - 1 3. (Previously Presented) The multiply-accumulate module of claim
 - 2 1, wherein said multiply-accumulate core further comprises:
 - 3 an adder connected to at least one of said Wallace tree cells;
 - 4 a saturation detector connected to said adder, wherein said
 - 5 multiply-accumulate module further comprises:
 - 6 at least one input register connected to at least one of said
 - 7 Booth encoding cells; and
 - 8 at least one result register connected to said saturation
 - 9 detector.

4 to 8. (Canceled)

- 1 9. (Original) The multiply-accumulate module of claim 1, wherein
- 2 said at least one second cell is a most significant bit or a least
- 3 significant bit and said at least one first cell is not a most
- 4 significant bit or a least significant bit.
- 1 10. (Currently Amended) A parallel multiplier comprising:
- 2 a parallel multiplier core, wherein said parallel multiplier
- 3 core comprises:
- 4 a plurality of Booth encoder cells;
- 5 a plurality of Booth decoder cells connected to at least
- 6 one of said Booth encoder cells, said plurality of Booth decoder
- 7 cells including at least one first Booth decoder cell and at least
- 8 one second Booth decoder cell, said at least one first Booth
- 9 decoder cell structurally the same as said at least one second
- 10 Booth decoder cells; and

a plurality of Wallace tree cells connected to at least one of said Booth decoder cells, said plurality of Wallace tree cells including at least one first Wallace tree cell and at least one second Wallace tree cell, said at least one first Wallace tree cell structurally the same as said at least one second Wallace tree cell;

wherein said multiply accumulate module parallel multiplier includes a plurality of electrical paths which further include at least one critical path, said at least one critical path being an electrical path for which an amount of time that it takes for an electrical signal to travel from an input of said multiply-accumulate parallel multiplier core to an output of said multiply-accumulate parallel multiplier core is greater than or equal to a predetermined amount of time and less than a longest amount of time that it takes any other electrical signal to travel from said input of said multiply accumulate parallel multiplier core to said output of said multiply accumulate parallel multiplier core, wherein said predetermined amount of time is less than said longest amount of time;

said plurality of Booth decoder cells includes at least one first Booth decoder cell and at least one second Booth decoder cell, said at least one first Booth decoder cell structurally the same as said at least one second Booth decoder cells except that a width of at least one of a first plurality of transistors of said first Booth decoder cell is greater than a width of a corresponding one of a second plurality of transistors of said second Booth decoder cell;

said plurality of Wallace tree cells including at least one first Wallace tree cell and at least one second Wallace tree cell, said at least one first Wallace tree cell structurally the same as said at least one second Wallace tree cell except that a width of at least one of a first plurality of transistors of said first

43 <u>Wallace tree cell is greater than a width of a corresponding one a</u>

44 second plurality of transistors of said second Wallace tree cell;

wherein said at least one first Wallace tree cell or and said

46 at least one first Booth decoder cell are disposed on said at least

47 one critical path; and

45

48

50

57

58

59

60

61

62

wherein said at least one second Wallace tree cell and said at

49 least one second Booth decoder cell are <u>disposed on an electrical</u>

path not said at least one critical path and are not disposed on

51 any of said at least one critical path+

52 wherein said at least one first Wallace tree cell or said at
53 least one first Booth decoder cell comprises a first plurality of
54 transistors, and at least one second Wallace tree cell or at least
55 one second Booth decoder cell comprises a second plurality of

56 transistors; and

a width of at least one of said first plurality of transistors of said at least one first Wallace tree cell or said at least one first Booth decoder cell is greater than a width of a corresponding one of said second plurality of transistors of a corresponding one of said at least one second Wallace tree cell and said at least one second Booth decoder cell.

11. (Canceled)

- 1 12. (Previously Presented) The parallel multiplier of claim 10,
- 2 wherein said parallel multiplier core further comprises:
- 3 an adder connected to at least one of said Wallace tree cells;
- 4 a saturation detector connected to said adder, wherein said
- 5 parallel multiplier further comprises:
- at least one input register connected to at least one of said
- 7 Booth encoding cells; and
- 8 at least one result register connected to said saturation
- 9 detector and at least one of said Wallace tree cells.

13 to 17. (Canceled)

- 1 18. (Currently Amended) The multiply accumulate parallel
- 2 <u>multiplier</u> of claim 10, wherein at least one second cell is a most
- 3 significant bit or a least significant bit and at least one first
- 4 cell is not a most significant bit or a least significant bit.
- 1 19. (Previously Presented) A method of designing a multiply-2 accumulate module comprising the steps of:
- providing a multiply-accumulate core, wherein the step of providing a multiply-accumulate core comprises the steps of:
- 5 providing a plurality of Booth encoder cells;
- 6 connecting a plurality of Booth decoder cells to at least 7 one of said Booth encoder cells;
- 8 connecting a plurality of Wallace tree cells to at least
- 9 one of said Booth decoder cells;
- 10 <u>defining a predetermined amount of time greater than zero</u>
- 11 <u>and less than a longest amount of time that it takes any electrical</u>
- 12 <u>signal to travel from said input of said multiply-accumulate core</u>
- 13 to said output of said multiply-accumulate core;
- 14 defining at least one critical path within said multiply-
- 15 accumulate module, said at least one critical path being an
- 16 electrical path for which an amount of time that it takes for an
- 17 electrical signal to travel from an input of said multiply-
- 18 accumulate core to an output of said multiply-accumulate core is
- 19 greater than or equal to $\frac{1}{2}$ said predetermined amount of time and
- 20 less than a said longest amount of time that it takes any other
- 21 electrical signal to travel from said input of said multiply
- 22 accumulate core to said output of said multiply-accumulate core,
- 23 wherein said predetermined amount of time is less than said longest
- 24 amount of time;

defining a Wallace tree cell disposed on said at least one critical path as a first Wallace tree cell and a second Wallace tree cell, said first Wallace tree cell structurally the same as said second Wallace tree cell except that a width of at least one of a first plurality of transistors of said first Wallace tree cell is greater than a width of a corresponding one a second plurality of transistors of said second Wallace tree cell;

defining a Wallace tree cell not disposed on any of said at least one critical path as second Wallace tree cell;

defining a Booth decoder cell disposed on said at least one critical path as a first Booth decoder cell and a second Booth decoder cell, said first Booth decoder cell structurally the same as said second Booth decoder cell except that a width of at least one of a first plurality of transistors of said first Booth decoder cell is greater than a width of a corresponding one of a second plurality of transistors of said second Booth decoder cell;

defining a Booth decoder cell not disposed on any of said
at least one critical path as second Booth decoder cell;

constructing each first Wallace tree cell and each first Booth decoder cell of a first plurality of transistors, each first Wallace tree cell structurally the same as each second Wallace tree cell, and constructing each second Wallace tree cell and each second Booth decoder cell of a second plurality of transistors, each first Booth decoder cell structurally the same as each second Booth decoder cell;

selecting a first width for at least one of said first plurality of transistors of at least one of said first Wallace tree cell or said first Booth decoder cell; and

selecting a second width for at least one of said second plurality of transistors of a second Wallace tree cell corresponding to said at least one of said first Wallace tree cell or of a second Booth decoder cell corresponding to said first Booth

- 57 decoder cell which is less than said first width of a corresponding
 58 one of said first plurality of transistors
- 59 <u>disposing at least one first Wallace tree cell and at</u>
- 60 <u>least one first Booth decoder cell on said at least one critical</u>
- 61 path;
- 62 <u>disposing at least one second Wallace tree cell and said</u>
- 63 at least one second Booth decoder cell are on an electrical path
- 64 not said at least one critical path; and
- 65 not disposing any second Wallace tree cell or any second
- 66 Booth decoder cell on any of said at least one critical path.
 - 1 $\,$ 20. (Currently Amended) A method of designing a parallel
 - 2 multiplier comprising the steps of:
 - 3 providing a parallel multiplier core, wherein the step of
 - 4 providing a parallel multiplier core comprises the steps of:
 - 5 providing a plurality of Booth encoder cells;
 - 6 connecting a plurality of Booth decoder cells to at least
 - 7 one of said Booth encoder cells;
 - 8 connecting a plurality of Wallace tree cells to at least
- 9 one of said Booth decoder cells;
- 10 <u>defining a predetermined amount of time greater than zero</u>
- 11 <u>and less than a longest amount of time that it takes any electrical</u>
- 12 <u>signal to travel from said input of said parallel multiplier core</u>
- 13 to said output of said parallel multiplier core;
- 14 defining at least one critical path within said multiply
- 15 accumulate module parallel multiplier, said at least one critical
- 16 path being an electrical path for which an amount of time that it
- 17 takes for an electrical signal to travel from an input of said
- 18 $\frac{\text{multiply accumulate } \underline{\text{parallel}}}{\text{multiplier}}$ core to an output of said
- 19 $\frac{\text{multiply-accumulate parallel}}{\text{multiplier}}$ core is greater than or
- 20 equal to $\frac{1}{2}$ said predetermined amount of time and less than $\frac{1}{2}$ said
- 21 longest amount of time that it takes any other electrical signal to

travel from said input of said multiply accumulate core to said output of said multiply accumulate core, wherein said predetermined amount of time is less than said longest amount of time;

defining a Wallace tree cell disposed on said at least one critical path as a first Wallace tree cell and a second Wallace tree cell, said first Wallace tree cell structurally the same as said second Wallace tree cell except that a width of at least one of a first plurality of transistors of said first Wallace tree cell is greater than a width of a corresponding one a second plurality of transistors of said second Wallace tree cell;

defining a Wallace tree cell not disposed on any of said at least one critical path as second Wallace tree cell;

defining a Booth decoder cell disposed on said at least one critical path as a first Booth decoder cell and a second Booth decoder cell, said first Booth decoder cell structurally the same as said second Booth decoder cell except that a width of at least one of a first plurality of transistors of said first Booth decoder cell is greater than a width of a corresponding one of a second plurality of transistors of said second Booth decoder cell;

defining a Booth decoder cell not disposed on any of said at least one critical path as second Booth decoder cell;

constructing each first Wallace tree cell and each first Booth decoder cell of a first plurality of transistors, each first Wallace tree cell structurally the same as each second Wallace tree cell, and constructing each second Wallace tree cell and each second Booth decoder cell of a second plurality of transistors, each first Booth decoder cell structurally the same as each second Booth decoder cell;

selecting a first width for at least one of said first plurality of transistors of at least one of said first Wallace tree cell or said first Booth decoder cell; and

sciecting a second wiath for at least one of said second
plurality of transistors of a second Wallace tree cell
corresponding to said at least one of said first Wallace tree cell
or of a second Booth decoder cell corresponding to said first Booth
decoder cell which is less than said first width of a corresponding
one of said first plurality of transistors
disposing at least one first Wallace tree cell and at
<u>least one first Booth decoder cell on said at least one critical</u>
path;
disposing at least one second Wallace tree cell and at
<u>least one second Booth decoder cell are on an electrical path not</u>
said at least one critical path; and
<pre>not disposing any second Wallace tree cell or any second</pre>
Booth decoder on any of said at least one critical path.